<< Click to Display Table of Contents >> Navigation:  ASA-EMulatR Reference Guide > Introduction > Architecture Overview > Chapter 5 - Memory System Architecture

5.1 Purpose of This Chapter

 

This chapter defines the memory architecture of the AlphaCPU emulator. It explains how memory is modeled, accessed, translated, ordered, and shared across CPUs in both uniprocessor and SMP configurations.

 

The goal of this chapter is to clarify:

•What “memory” means inside the emulator

•How virtual addresses become physical accesses

•Where ordering does not exist by default

•Where ordering is enforced

•How memory interacts with the pipeline, boxes, and SMP

 

This chapter is architectural, not instruction-specific.